Georgia Institute of Technology

[ECE6140] Digital System Tests

Project 3 – PODEM: A Test Generator

Lingjun Zhu

GTID # 903433936

Dec. 7, 2018

# Data Structure

In this project, we implemented a test generator which can generate a test set for a circuit to detect a given set of faults, based on the Path-Oriented Decisions Making (PODEM) method. First of all, we need to modify and improve the data structure designed in Project 1 and 2 to facilitate the test generation. The updated data structure is shown in Figure 1.1.




Figure 1.1 The class diagram of the test generator

The **Node, Fault, Wire, Gate** are almost the same as those in the fault simulator program. But we add some new logic values: we are using the extra integer values (i.e. -1, 2, 3) to represent the unknown value *x* and the errors . In addition, we define the rules of Boolean algebra between these values, e.g. and so on. And we have updated the truth tables of gates correspondingly. Based on these values and operations, we can use the wire and gate model designed previously to solve the line justification and error propagation problems, which are essential in test generation.

Table 1.1 The mapping of symbols and logic values



In the **Circuit** class, we have added several new functions. For example, *getInputVec()* can convert the input string to corresponding test vector, considering the extra logic value mapping. What’s more, we have designed the *findXPath()* and *checkTestPossible()* function to check whether the test generation is possible. The *backtrace()* and *objective()* functions are parts of the PODEM method and we will discuss them in detail in the following section.

# Algorithm

First, we implement the PODEM method as it is described in [1]. The flow is shown as Figure 2.1.




Figure 2.1 The flowchart of the PODEM subroutine

Besides, we design the *checkTestPossible(), findXPath(),* and *imply()* subroutines separately, all based on recursion. For each pair of wire and value to imply, the subroutine recalculates output of the gate it drives, add or remove the gate from the D frontier, and imply the output wire and value recursively.




Figure 2.2 The flowchart of the imply subroutine

# Results

The generated test set for the given circuits and faults are shown as Table 3.1. The order of bits in the test vectors are corresponding to the order of the input pins in the netlist file.

Table 3.1 The generated test for the given circuits



In order to verify the results, we have fed the generated test vectors to the deductive fault simulator and checked the faults it detected. For example, the simulation results of s249\_f2 is shown in Figure 3.1.




Figure 3.1 The simulation results of circuit s249\_f2

Obviously, the 4 target faults are all detected by the 2 test vectors, which suggests our test generator works well.

# Conclusion

Based on the previous projects, we have implemented the PODEM test generator and verified it with the deductive fault simulator. The working principle of the test generator is not very complex, but it covers many problems in the domain of digital test, including line justification problem, global implication problem, error-propagation look-ahead problem and so on. I think it is very interesting and beneficial to dig into this topic.

# References

1. Abramovici, Miron, Melvin A. Breuer, and Arthur D. Friedman. Digital systems testing and testable design. Vol. 2. New York: Computer science press, 1990.